That is a Specific kind of read cycle implicitly dealt with to your interrupt controller, which returns an interrupt vector. The 32-bit deal with field is overlooked. One particular feasible implementation would be to generate an interrupt accept cycle on an ISA bus employing a PCI/ISA bus bridge. in the https://nathanlabsadvisory.com/ciso-services-virtual-ciso/